) and real DCM ( ) times with a signal (v dig ), generated in the digital device. Therefore, the current estimation is calibrated using digital signals during the operation in DCM. Feedfoward coarse time error compensation is carried out with the measured delay of the drive signal, and then a fine compensation is achieved with a feedback loop that adjusts v dig . Experimental results are shown for a 1 kW boost PFC converter.
I. INTRODUCTION Some advantages that motivate the use of digital control in PFC stages include: reduction of discrete components, reduction of size, reduction of sensitivity to parameter tolerances, ease of controller implementation and extension of its performance limits. For this reason, current sampling in high-frequency Switched-Mode Power Supplies (SMPS) is an issue to which many authors often pay attention. A resistive sensor is the commonly adopted solution for current sampling. This resistor causes power losses and a hot spot in the converter. The resistance is defined according to the reference voltage, sensitivity and noise immunity of the circuitry which operates with the sensed current [1] . With regard to the analog-to-digital converter (ADC) speed, the ADC that samples the current must have much higher bandwidth than the voltage ADCs. Different current estimation techniques based on voltage measurements are presented in [2] [3] [4] and in [5] for multiphase converter applications. For PFC application, approaches like [6] [7] [8] [9] [10] [11] [12] [13] eliminate some of the traditionally required analog-todigital conversions.
Similarly to [14] , DCM operation is detected and used near input line zero crossings in order to correct vs L estimation in PFC stages without measuring the input current (i in ).
The proposed controller avoids the need of current sensing which affects the PFC capabilities (power losses, noise, etc.). It is based on previous works [6, 7] where an input current (i in ) estimator removes the current sensor and ADC, and [15] where a low bandwidth feedback loop is implemented to automatically correct current estimation errors. The aim of this paper is to quantize the different error causes (time and voltage) and define the feedback loop resolution to compensate for this error with high resolution. With this solution, the PFC designer does not have to pay attention to the current sensor and the controller design.
This paper is organized as follows. A brief overview is provided in section II of input current estimation without current sensor and the accumulated vs L estimation error due to drive signal's delays and differences between the estimated inductance and the real one. Section III shows estimation errors due to errors in data capture voltage, which are due to tolerances and offsets in the voltage measurement circuits (resistors, ADC, etc.), and the resolution of vs L estimation. A digital compensation of these errors is described in section IV, supported with simulation results. Experimental results are presented in section V. Conclusions are given in section VI.
II. CURRENT ESTIMATION WITHOUT CURRENT SENSOR
The digitally input current rebuilding (i inreb ) concept, based on input and output voltage measurement, was presented in [6] . Equations (1) and (2) represent the boost converter input current finite difference equations during ON and OFF time respectively, where and are the input and output digital voltage values, respectively. T clk is the clock period and L is the inductor value. The symbol k represents the present clock period.
The estimated current i inreb , is processed by a digital version of the peak non-linear carrier (NLC) control described in [16] . As is shown in Fig. 1 , i inreb corresponds to the real input current i in under ideal conditions. The duty cycle in each switching period j is represented by d [j] and v m [k] is the value of the carrier signal. The drive signal on/off is generated with a switching period T sw .
Since the system is not ideal, there are errors in the inductance volt-seconds (vs L ) estimations due to: 1) the drive signals' delays, 2) the difference between the estimated inductance value and the real one and 3) voltage data errors due to the tolerances of the voltage dividers and quantization process. Those errors are accumulated over the half-line cycle. The effect of the drive signal's delays is theoretically analyzed in Appendix I of [6] , where it is demonstrated that the most critical error is due to the difference between the ON-to-OFF (Δt on-off ) delay and the OFF-to-ON delay (Δt off-on ), which causes ON-time modification in each switching period defined as Δt on = Δt on-off −Δt off-on . A positive value of Δt on represents an effective duty-cycle applied to the real input current, higher than the one used to estimate the input current, and vice-versa. According to Fig. 2 , a current estimation error is defined for a switching period j as i in
Assuming continuous conduction mode operation, the accumulated current error is i in error [n u ] at the end of the half-line cycle (T u ), n u being the parameter that represents the total number of switching periods over
considering a constant output voltage V o , and a constant ON-time error Δt on over T u . This accumulated current error does not depend on the load. A circuit that measures the drive signal's delays followed by a coarse compensation of the NLC algorithm is presented in [7] . The time resolution of the measurement of these delays depends on the clock period (T clk ) of the digital device.
In the case of ideal PFC operation in CCM, i.e. with the current estimation error totally compensated, a difference between the estimated inductance value (L est ) and the real one (L) would result in a difference between the estimated current ripple and the real one, not causing distortion in the average current over a switching period because the L factor affects equations (1) and (2) equally, as is shown in Fig. 3 . Although the ratio given by (5), i inreb /i in ≠1, it is constant over a half utility period (T u ).
.
The PFC output voltage loop guarantees the desired output voltage (v o ) and corrects the estimation error caused by the difference between L and L est . 
III. ERRORS IN DATA CAPTURE OF VOLTAGE ACROSS THE
INDUCTOR Input and output voltage data have a LSB resolution (in Volts) represented by q in adc and q o adc , respectively, given by (6) . The condition to guarantee no distortion in the input current averaged over the switching period <i in > Tsw , is (7), ;
, (7) neglecting ADC errors caused by conversion offset and non-linearity. The current estimation accumulates an error over the half utility period (T u ) if (7) is not fulfilled, resulting in input current distortion. Therefore, a current estimation error is generated each switching period because 1 LSB does not represent the same voltage for the input and output voltages.
A (7) is not fulfilled, there is a current Fig. 4 . The parameter n u represents the total number of switching periods over In order to quantize the current error value, Table I shows the dependence of the current error at the end of the half-line cycle, i in The waveform of this error accumulated in n switching periods (i in error [n] ), is given by (8) and (9), and it is shown over a half-line cycle (T u ) (blue line) in Fig.5 . (8) and (9) is similar to the current error waveform due to the drive signal's delays [6, 7] and expressed by (3), i.e. both are volt-second errors. This circuit adapts the drain-to-source voltage with a resistor divider and a signal diode to obtain a digital signal (v ds dig ) which indicates the real on-to-off and off-to-on transitions in the converter (Fig. 6 ). The digital controller compares the on/off signal with the v ds dig signal to measure the ON-time modification in each switching period (Δt on ) and modifies the NLC algorithm, as is shown in [7] . Selecting N bits =14 bits of resolution in the voltage measurement data, the current error dependence on voltage measurement error is around one order of magnitude more precise than the sensitivity to the drive signal`s delays using a 100 MHz clock frequency. Due to the limitation of the compensation resolution and the feedforward nature of the algorithm, zero current estimation error is not assured. A feedback control with fine compensation and higher resolution is applied to fully correct the current estimation error. Using a digital signal v dig , the digital voltage value that represents the output voltage v o adc is modified, resulting in v o adc* that is used to estimate the input current in equations (1) and (2) . The proposed feedback compensator varies v dig injecting current error compensation with finer resolution than that achieved with the feedfoward time compensation.
(7) This feedback loop, presented in [16] , is used to compensate the parasitic elements' effect in the input current estimation. At the same time, the feedback loop corrects estimation errors due to the ±T clk /2 resolution of the Δt on measurement. The high resolution is achieved internally in the digital device, it not being necessary to use a 14-bit ADC. In this work a 10-bit ADC is used (v o adc ) and v dig is a 14-bit signal. Therefore, the output voltage value used to estimate the input current (v o adc* ) has 14 bits (4 LSB added), achieving the current error resolution presented in Table I . This fine resolution can be increased by adding more LSBs in v dig without extra cost.
Discontinuous conduction mode DCM appears near input line zero crossings when the on/off signal dutycycle is limited. The estimated input current i inreb , has an estimated DCM time, defined as ( ). Accumulative current error causes a distortion in the input current i in . Therefore, as is shown in Fig. 7, a (8). (8) Thus, an indirect measurement of the current estimation error is obtained by measuring the difference between and . If < 0 (Fig. 7a ), then i inreb > i in , and it is necessary to decrease the value of . With this, a current compensation error i in error positive (Fig. 5) is injected and i in increases its value. On the other hand, if > 0 (Fig. 7b ), then i inreb < i in , and it is necessary to increase the value of in order to inject a negative current compensation error i in error . When = 0, the current estimation error is compensated and as a result of it, the current distortion is minimized. V. EXPERIMENTAL RESULTS Laboratory experiments have been carried out with a 1 kW Boost converter to illustrate the behavior of the auxiliary circuit that captures the drain-to-source voltage and the performance of the error compensation. Fig. 9 shows a schematic diagram of the power converter, the digital device and the analog part of the control, whose parameters are presented in Table II . The power stage reactive components are: L = 1 mH, C = 220 μF, and the switching frequency is f sw = 70 kHz. The input voltage is V in = 230 V rms (50 Hz), and the output voltage is V o = 400 V dc . The MOSFET and diode used to build the power stage were an International Rectifier IRFP27N60K and a Fairchild Semiconductor RHRP860 , respectively. A custom inductor of the required value was built using a soft-saturation core, Kool-mμ 77110, to increase the CCM operation for a large load range. A 2 nd -order ad-hoc Σ−Δ analog-to-digital converter as described in [3] and [5] is used to measure the output voltage. For the input voltage a Texas Instruments 10-bit TLV1572 commercial ADC has been used to minimize nonlinearities in the input voltage data. Figure 10 shows the waveforms of the auxiliary circuit implemented to adapt v ds as a digital signal. Drain-tosource voltage is a high-voltage pulsated waveform with 400 to 0 Vdc and 0 to 400 Vdc steps. The MOSFET parasitic elements cause non ideal transients. The off-toon transition is presented in Fig. 10a , where the event in v ds dig coincides with the valley value of the real input current (i in ). The on-to-off transition is shown in Fig. 10b . In this situation a time delay exists between the v ds dig event and the real transition. This delay causes an additional current distortion that is corrected with the feedback loop. The on-time modification (Δt on ) due to the drive signal delays over the half line cycle is shown in Fig. 11 for different loads (480 W and 960 W). These delays are a function of the MOSFET gate resistor value, drain current and the MOSFET parasitic elements. With the auxiliary circuit shown in Fig. 6 , the value of Δt on is measured each switching period and the NLC algorithm is compensated instantaneously. Figure 12 shows the case > 0, then i inreb < i in while Fig. 13 corresponds to the opposite case < 0 and i inreb > i in . In both cases the output power is P o = 480W. In the first case the measured power factor is 0.967, and in the second case, 0.944. It can be observed that the experimental results are in agreement with the simulation results presented in Section IV. Table III .
The time evolution of the value under a load step down (970-640 W) is shown in Fig. 17 After the error value peak that occurs when the load step is applied, the fine error feedback loop modifies the v dig amplitude, compensating the and difference reaching a steady-state condition with 0. Uncompensated drive signal delays as small as 5 ns (minimum time compensation error) and voltage acquisition errors, accumulated over half the utility period, distort the input current and reduce the power factor value.
The effects of the drive signal delays and input and output voltage measurement errors in the input current estimation have been analyzed and compensated by the combination of feedforward and feedback strategies that modify the MOSFET ON-time and the acquired output voltage respectively. A single digital signal acquired from the MOSFET drain-to-source voltage drop is used by both the feedforward and feedback compensators.
The error between the estimated and actual DCM intervals close to the zero crossing of the input voltage is a key variable in the feedback strategy in order to accurately correct the error in the estimation of the input current and the consequent distortion.
The feedback compensation successfully generates a digital signal that provides the acquired output voltage with a resolution as fine as required to fully compensate the inductor volt-second estimation error. Experimental results show a boost PFC converter under different load conditions achieving high power factor with a reliable performance. 
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